

# Package Design Optimization and Materials Selection for Stack Die BGA Package

Rahul Kapoor, Lim Beng Kuan, Liu Hao  
United Test & Assembly Center Ltd (UTAC)  
5 Serangoon North Ave 5, Singapore 554916  
Email: rahul\_kapoor@utac.com.sg, bk\_lim@utac.com.sg, liu\_hao@utac.com.sg


## Abstract

Due to an expanding consumer electronics market and the need for form factor reduction, stack packages have been gaining popularity in the last 3 years. With the incorporation of silicon die stacking, there is a corresponding increase in bi-material coupling and interfacial adhesion becomes a prime reliability concern. Interfacial delamination between the die-mold compound is an existing issue that limits the package reliability under the exposure of both moisture and thermal excursion. With the requirement for higher solder reflow temperatures for lead-free applications, the problem becomes even more severe. It becomes increasingly important to understand the combined effects of material selection and package structure on the interfacial delamination under temperature excursion in the presence of moisture.

This paper presents a detailed analysis into the effects of packaging materials and structure on interfacial delamination under temperature excursion in the presence of moisture for two die stack fine pitch BGA (D2-FBGA). Upfront analysis based on thermo-mechanical modeling is performed prior to a full design of experiments (DOE) investigation. The current DOE matrix includes variation in mold compound and geometrical construction in terms of die size and substrate thickness. Test results show that the silicon to package ratio has a strong correlation to die-mold compound delamination and other test factors such as geometrical variations in die-stacking and the selection of mold compound influence the intensity of delamination

## Introduction

Semiconductor industry's demand for higher levels of integration, lower costs, and a growing awareness of complete system configuration through SiP solutions [1-3] is enabling wide acceptance of multi-chip packaging. With an increasing importance on form factor reduction, especially in mobile and wireless consumer products, stacked die packages are becoming more common in cell phones, digital cameras and hand-held devices. Electronic packaging techniques that use only planar dimensions are no longer effective enough to answer the requirements of continually shrinking personal electronic products. Using 3-D packaging, devices can be made much smaller and lighter than with planar 2-D packaging [4]. Remarkable size and weight reductions have been reported using 3-D packaging instead of packaging in planar dimensions. In addition, 3-D interconnection delivers other significant advantages. The interconnection lengths can be kept shorter and the connectivity between active parts in a 3-D package is better than in planar packages. The noise and delay reductions due to shorter interconnection lengths are advantageous for high-speed operation [5]. Figure 1 shows the actual structure of the D2-FBGA package with two dies in a stack configuration and wirebonded on to the substrate.



**Figure1:** Structure of D2-FBGA package showing the two die stack and the wirebond


By packaging large amount of silicon in a small footprint provides various stress-related challenges to product reliability. Our work addresses some of these challenges by examining the effect of design and materials on the package reliability.

## Background


Prior to the building of a full matrix for engineering evaluation, some prototypes were assembled for moisture sensitivity evaluation under JEDEC MSL2a (60°C/60%RH, 120hrs) pre-conditioning followed by reflow (3 cycles) at 260°C. As a check, Scanning Acoustic Microscopy was performed and the interfacial integrity of the prototypes was assured. Three epoxy mold compounds (EMC) were included in the prototype run (termed as EMC-A, EMC-B and EMC-C).

After the preconditioning-reflow evaluation, C-SAM observation revealed that there were interfacial delaminations within the prototypes (refer to Figure 2), especially the packages encapsulated with EMC-A and EMC-C. As shown in Figure 3 below, there is notable delamination along the mold compound-bottom die interface, which develops into mold compound cracking in some cases. Thus, interfacial delamination along the mold compound-bottom die interface has been identified as a key reliability determinant for the current reliability evaluation of D2-FBGA.

Delamination initiates from bottom die edge



**Figure 2:** C-SAM image with delamination within bottom die region



**Figure 3:** SEM cross-section view with delamination along mold compound-bottom die


Based on Failure Analysis conducted on prototype units, the EMC-Bottom Die interface was found to be a potential trigger of package reliability failure. These prototype units provided a first-cut assessment of potential package reliability issues within the two die stack fine pitch BGA (D2-FBGA) study prior to a full engineering evaluation. In addition, upfront analysis based on thermo-mechanical simulation was conducted to better define the process evaluation matrix as well as provide physical insights to the causes of package reliability failures, prior to actual testing.

### Methodology for computational analysis

In this paper, Finite Element Analysis was engaged to understand the mechanics of stress distribution along the EMC-bottom die interface within the context of thermo-mechanical analysis. Key interests would include the effects of mold-compound properties as well as the impact of variations in package structure (such as die size/thickness and substrate thickness) on package stress especially along the EMC-bottom die interface. A parametric 3D quarter (based on package symmetry) Linear model was constructed to account for all geometrical factors (refer to Figure 4). A temperature loading from 25°C to 260°C (resembling a lead free surface mount temperature excursion) was applied for all thermo-mechanical analysis with the assumption of a stress-free condition at room temperature (25°C).

Also, the mechanical properties of major package constituents were as highlighted in Table 1. The concept of  $CTE_{eff}$  has been introduced to interpolate CTE's ( $\alpha_1$  and  $\alpha_2$ ) based on the glass transition ( $T_g$ ) temperature of the mold compound and has been commonly adopted in package mechanical analysis [6]. Interfacial stresses and strains along the mold compound-bottom die interface as denoted by (i)-(ii) were extracted based on the material and structural setup used in the prototype. As shown in Figure 5, typically both interfacial stresses and strains are highest at the edge of the bottom die-mold compound interface. This

clearly agrees with the C-SAM observation shown in Figure 2, which indicates possible delamination initiating from the bottom die edge. Both stress and strain can be viewed as potential drivers to the failure occurrence in this context. However, there is a greater fluctuation of stresses along the interface and it would be less conclusive if stresses were correlated to actual reliability keeping in mind the factors from mesh dependency and singularity. Strains are more consistent across the interface and will be proposed as a damage index for the current analysis. Since mold compound is expected to be more susceptible to straining (ductile characteristic) at high temperature, it is expected that strain is an appropriate indicator for assessing interfacial delamination.




**Figure 4:** Illustration of quarter model and path of stress mapping

**Table 1:** Mechanical properties of package materials

Mat	E(MPa)	ν	T <sub>g</sub> (°C)	ppm/°C (x/y/z)		
				α <sub>1</sub>	α <sub>2</sub>	CTE <sub>(eff)</sub>
BT substrate	33,947	0.37	-	15/60/16	15/60/16	15/60/16
Die	128,000	0.28	-	2.3	2.3	2.3
Die Adhesive	640	0.37	42	48.0	140.0	133.0
EMC-A	19,000	0.37	183	13.0	40.0	26.1
EMC-B	26,000	0.37	130	9.0	40.0	26.1
EMC-C	24,000	0.37	125	8.0	34.0	22.9

Effective CTE from 25°C to 260°C is based on:

$$CTE_{(eff)} = [\alpha_1 * (T_g - 25) + \alpha_2 * (260 - T_g)] / (260 - 25)$$



**Figure 5:** Compare interfacial stresses and strain along (i)-(ii)

### Effect of mold compound properties on MSL reliability

It is widely accepted that the properties of packaging materials have a strong influence on the reliability performance of IC packages under JEDEC MSL-reflow reliability. Packages are constructed based on the integration of materials with different thermal expansion properties. The thermal mismatches between these materials under thermal excursion as well as the coupling flexural responses would be important reliability parameters. In this paper, the various mechanical properties of the mold compound and their impact on package reliability will be investigated. Using strain as the damage index, sensitivity studies based on the impact of effective Coefficient of thermal expansion ( $CTE_{(eff)}$ ) and the Elastic Modulus (E) are conducted. In all analyses, a D2-FBGA package with body size of 15mm x 15mm has been used as a benchmark (normalization control) with top and bottom die size of 4x4mm and 6x6mm (both with a thickness of 0.16mm) respectively. The substrate thickness is assumed at 0.30mm. A sensitivity sweep was conducted with  $CTE_{(eff)}$  and E benchmarked at 22ppm/ $^{\circ}$ c and 30,000MPa respectively (the sweep range encompasses the bulk of CTE reported for common mold compounds). As shown in Figure 6, the normalized strain increases with increasing  $CTE_{(eff)}$ , highlighting that Stack-die FBGA packages using mold compound with higher  $CTE_{(eff)}$  would be more prone to interfacial delamination along the bottom die-mold compound interface. It is envisaged that a mold compound with high  $CTE_{(eff)}$  would aggravate CTE mismatches with the die inducing large strain, especially at the peak reflow temperature, where adhesion could be severely compromised. On the other hand, a decrease in normalized strain was observed under increasing E, which suggests that stiffer mold compound would relieve the risk of delamination concerned. In terms of structural integrity, a high modulus would be desirable since it inhibits strain.

Based on the assumption that strain contribution from E and  $CTE_{(eff)}$  are linear and independent, the combined effect of these properties could be assessed. Referring to the properties illustrated in Table 1, the normalized strain for EMC-A, B and C are derived using Figure 6 & 7 and the summary table is shown in Table 2. Within the context of current analysis, it is postulated that EMC-B would be less susceptible to the concerned interfacial delamination provided that thermo-mechanical aspect remains the main driver of failure and the interfacial adhesion of all mold compounds to the die are comparable.




Figure 6: Variation of normalized strain with  $CTE_{(eff)}$




Figure 7: Variation of normalized strain with E

### Effect of geometrical structure

Besides improving reliability through mold compound optimization, another factor to look into would be the geometrical structure. Under normal circumstances, the Silicon die induces a large CTE mismatch with the rest of the packaging materials, which translates into residual stress (or strain) and is thus a prime cause of common reliability issues. It is thus of great interest to identify the impact of silicon die size on the concerned interfacial delamination. Within the context of current D2-FBGA, reliability impact from both the bottom and top die through silicon volume (within the mold cap) has been evaluated. In this analysis, the package size was kept at 15mm x 15mm while the substrate thickness was fixed at 0.30mm. Variation in silicon volume was achieved through changes in top and bottom die sizes and thickness. The corresponding thermal strains near to the edge of mold compound-bottom die interface (along package diagonal) were extracted. As shown in Figure 8, normalized strain is observed to increase with the increase of Silicon volume percentage within the package. It is thus postulated that there might be a greater tendency for delamination along the interface if the packaging ratio of Silicon is large. A full detailed engineering evaluation has been proposed to evaluate this postulation and will be discussed in the latter section.






Figure 8: Variation of strain at different Si Volume (%)

The concept of Si capacity within the package body could be extended further. Though it is convenient to express the top and bottom Si-die size through an equivalent volume, this parameter does not provide the comparative representation of aspect ratios in terms of top and bottom Si-die size. An

alternative factor to look into would be the span of bottom die diagonal-shoulder that resides outside the coverage of the top-die (refer to Figure 9). Interestingly, it was observed that when the diagonal span increases (i.e. the top die has a smaller aspect ratio compared to the bottom die size) whilst the overall Si volume remains unchanged, the normalized ratio of strain decreases (refer to Figure. 10). This suggests that there would be less risk of delamination along the mold-compound-bottom die interface if the bottom-to-top die aspect ratio increases. Primarily, the diagonal span represents a “gripping capacity” of mold compound to the bottom die-top interface, which promotes a firmer adhesion. On the other extreme end, another alternative would be to eliminate the span altogether, such that the top and bottom size becomes identical.



**Figure 9:** Illustration the of diagonal distance viewing from package top




**Figure 10:** Variation of Diagonal distance with Si vol.

**Other structural factors (substrate thickness)**

The impact of other structural variation, namely package substrate thickness on mold compound-bottom die interfacial delamination was also investigated. As shown in Figure 11, a sensitivity study on substrate thickness shows that normalized strain ratio decreases with increasing substrate thickness. In terms of mechanical integrity, a thicker substrate enforces greater compliance within the package, which assists in minimizing strain incurrence along the mold compound-bottom die interface. Thus the risk of delamination could be reduced accordingly. Interestingly, it is noted that the impact of substrate thickness on localized strain is much lower compared to other structural (silicon volume) and material variations.

Computational analysis based on thermo-mechanical approach provides some physical insight into the failure mechanism observed under the current assessment as well as

the impact of both material and structural variations on interfacial delamination along mold compound-bottom die interface. Based on this information, a more extensive and thorough engineering evaluation had been developed to examine package reliability in greater detail as well as verify the trends reported through simulation.



**Figure 11:** The effect of variation in substrate thickness

**Process DOE Study**

Based on findings after the structural simulation, a DOE matrix was devised to validate the simulation results and thereby, find an optimum packaging solution for D2-FBGA. The process evaluation was primarily targeted to study the effects of materials and package structures on D2-FBGA’s reliability performance. In this DOE matrix, four factors were considered:

1. Three different mold compounds: A, B, C.
2. Different die size groups: the different sizes of bottom die and top die.
3. Substrate thickness: 0.2mm and 0.3mm.
4. Die thickness: 0.14mm and 0.16mm

Table 1 shows the various DOE parameters used in the study. The packages were build using 12 different compositions and were subjected to Jeduc MSL2a (260C reflow) moisture preconditioning reliability test. Table 2 shows the detailed DOE matrix and the failure rate for each configuration. The failure was defined as delamination within the package.

**Table 3:** DOE Parameters of full engineering evaluation

MC (Mold Compounds)	DSG (Die Size Group)	ST (Substrate Thickness)	DT (Die Thickness)
- A - B - C	- 8+4 Bottom Die Size: 8x8mm Top Die Size: 4x4mm	- 0.2mm - 0.3mm	- 0.14mm - 0.16mm
	- 8+6 Bottom Die Size: 8x8mm Top Die Size: 6x6mm		
	- 6+4 Bottom Die Size: 6x6mm Top Die Size: 4x4mm		


**Table 4** DOE Matrix of full engineering evaluation

No.	MC	DSG	ST	DT	% of Si in Mold Cap	Failure Rate of MSL2a@260C
1	C	8+4	0.2	0.14	8.30	19/22
2	A	8+4	0.3	0.16	9.48	1/22
3	A	8+4	0.2	0.14	8.30	3/22
4	B	6+4	0.2	0.14	5.39	0/22
5	B	8+6	0.3	0.14	10.37	0/22
6	A	8+6	0.2	0.14	10.37	18/22
7	C	8+6	0.2	0.16	11.85	22/22
8	B	6+4	0.2	0.16	6.16	0/22
9	B	8+4	0.3	0.16	9.48	0/22
10	C	8+6	0.3	0.16	11.85	22/22
11	C	6+4	0.3	0.14	5.39	16/22
12	A	6+4	0.3	0.16	6.16	0/22

- % of Si in mold cap = (Bottom die volume + Top die volume) / (Mold cap volume per unit).
- Package size is 15x15mm with 208 solder balls

Shown in Figure 12 is the statistical analysis of the process DOE and based on the reliability test data, the following observations were made:

1. The type of mold compound plays the most significant effect on package’s MSL performance: Packages assembled using mold compound C shows large delamination coverage and almost 100% test units had delamination problem. Packages using mold compound A performed better compared to that of compound C. Packages using compound B perform the best and all the test units passed the MSL test. Compound B has the best overall performance out of all tested mold compounds. This observation is in agreement with the earlier simulation prediction, which highlighted compound B as the best possible choice since it provides a lower option of strain intensity under thermal excursions.




**Figure 12:** Interaction chart of DOE result

2. Variations in silicon volume within the mold compound showed a high dependence on the package reliability. The larger is the percentage of silicon in the mold compound, the poorer was the reliability performance. Please refer to Figure 13 and Figure 14 for detailed comparison for mold compounds A and C respectively. If the Si% is more than 10%, the package failure rate can be as high as around 80%. This effect will pose a major challenge for the


packaging community, as the demand for higher functionality on thinner packages will require large silicon volume in lesser amount of mold compound.

3. The ratio of top to bottom die size also shows a significant impact on the reliability performance. As shown in the Die-silicon-Group column of Figure 12, based on a common 8x8mm bottom die, a larger failure rate is observed for a larger top die (6x6mm) compared to its smaller counterpart (4x4mm). This is in good agreement with earlier simulation, which highlights an increase in strain intensity (and thus the risk of delamination) as the die top-to-bottom aspect ratio increases.
4. Variations in Substrate thickness did not have any significant effects on the package reliability. This phenomenon was also consistent with the structural simulation.
5. Although not evaluated as part of structural simulation, but it was also found that variation in die thickness (140-160um) by itself does not play a significant part in the package reliability performance.



**Figure 13:** Package failure rate with mold compound A

- When Si% in mold cap is around 6%, compound A can sustain the package to pass the reliability tests.
- When Si% increases to 8% to 9%, we have around 9% failure.



**Figure 14:** Package failure rate with mold compound C



## Conclusion

In this paper, the reliability of 2 die stack fine pitch BGA package (D2-FBGA) after JEDEC MSL2a moisture preconditioning (260°C reflow) has been discussed. Interfacial delamination between the mold compound-bottom die interface has been identified as a potential cause of reliability failures. It is envisaged that the cause of such delamination could be multi-faceted, including both moisture related (multi-physical impact both mechanical and chemical) as well as thermo-mechanical factors. Within the context of current work, a thermo-mechanical analysis approach has been used. Essentially, thermo-mechanical simulations provide a good correlation with actual experimental evaluation. This suggests that thermal mismatches between packaging materials under temperature excursion (which result in residual stress) remain one of the major factors that govern the risk of existing delamination along mold compound-bottom die interface. In particular, localized thermal strain along the interface has been shown to be a good indicator of the delamination concerned. Based on thermal simulation, mold compound with a higher modulus and lower effective CTE ( $CTE_{(eff)}$ ) has been shown to reduce localized thermal strain at the interface. These postulations have correlated well with actual reliability results, which shows a better performing compound B compared to compound-A and compound-C. In terms of package structure, it has been validated that an increase in silicon volume within the package triggers a higher risk of interfacial delamination. The impact of top and bottom die size ratio and substrate thickness has also been discussed in the paper, and has been found to be of lesser impact on package reliability.

## Future work

Development in the current work will be extended to include a more comprehensive mechanical characterization of mold compounds both structural and moisture related properties. An integrated multi-physical simulation methodology has been proposed to account for integrated stress distribution along the bi-material interface, which constitutes of stress from thermo-mechanical, hygro-mechanical and vapor pressure under preconditioning-reflow evaluation. The methodology has been successfully tested on a previous application [7] and development work is underway for Stack-die BGA packages.

## References

1. C. Val, T. Lemoine, "3-D interconnection for Ultradense multichip modules", *IEEE transactions on CHMT, Vol. 13.*, No. 4., pp. 814-821, 2000.
2. S. Pinel, J. Tasselli, JP Baibe, A. Marty, P. Puech, D. Esteve, "Mechanical Lapping of Ultra thin wafers for 3D integration", *Proceedings fo 22<sup>nd</sup> International Conf. on Microelectronics*, Serbia, May, pp. 443-446, 2000.
3. Kenji Takahashi, "3-D LSI Chip Integration at ASET (ASET), 2002 IEEE Systems Packaging Japan Workshop, NTT Musashino R&D Center, Japan, February 4-6, 2002 .
4. S.F.Al-Sarwai, D. Abbot and P. Franzon, "A review on 3-D packaging Technology", *IEEE transactions on CPMT – PartB*, Vol.21., No.1., pp.1-14. 1998.
5. Al-Sarawi, S. F. et al., "a Review of 3-D Packaging Technology," *IEEE Transactions on components, packaging, and manufacturing technology*, part B, Vol 21, No. 1 (1998), pp. 2-14.
6. P.S. Teo, E.H. Wong, T.B. Lim, "Requirements for moisture and thermal-shock resistance of a Plastic BGA package, *Pan Pacific Symposium 2000*.
7. B.K. Lim et al., "Reliability assessment of Quad Flat No-Lead Packages through test & structural optimization", *SEMICON Singapore Conference*, 2004 pp. 165-171